

# Fabio Somenzi

## Curriculum Vitae

February 19, 2010

**Biography:** Fabio Somenzi received the Dr. Eng. degree in Electronic Engineering from Politecnico di Torino, Italy, in 1980, filing a thesis on automatic test pattern generation for sequential circuits. He was with SGS-Thomson Microelectronics from 1982 to 1989 as responsible for computer-aided digital design.

From 1984 to 1987 he taught digital logic design at the Computer Science Department of the University of Milano, Italy. In 1987 he visited the Electrical Engineering and Computer Science Department of the University of California, Berkeley. Since 1989 he has been an with the Department of Electrical and Computer Engineering of the University of Colorado, Boulder, where he is currently a Full Professor.

**Personal Data:** born in Salerno, Italy, on September 17, 1957.  
Italian Citizen. U.S. Permanent Resident.

**Education:** Dr. Eng. Degree in Electronic Engineering (summa cum laude)  
Politecnico di Torino, Italy, 1980.

### Professional Experience:

**2001–present:** Professor, Department of Electrical and Computer Engineering University of Colorado.

**1993–2001:** Associate Professor, Department of Electrical and Computer Engineering University of Colorado.

**1989–1993:** Assistant Professor, Department of Electrical and Computer Engineering University of Colorado.

**1987:** Visiting Industrial Fellow, Electrical Engineering and Computer Science Department, University of California, Berkeley.

**1984–1987:** Adjunct Professor, Computer Science Department, Università di Milano, Italy.

**1982–1989:** SGS-Thomson Microelectronics, Agrate Brianza (MI), Italy.  
Responsible for computer aids for digital design.

**1981:** Served in Italian Army.

### Awards:

- D'Ovidio Award as outstanding graduate of Politecnico di Torino for the academic year 1979–1980.
- Best Paper Award. Design Automation Conference, June 2000.

**Professional Activities:**

- Associate Editor for IEEE Transactions on Computer-Aided Design (1994–1998).
- Coordinating editor for Journal of Formal Methods in System Design (2005–present).
- Reviewer for:
  - IEEE Transactions on Computer-Aided Design;
  - IEEE Transaction of Computers;
  - Journal of Formal Methods in System Design;
  - Linear Algebra and its Applications;
  - Journal of Parallel and Distributed Computing;
  - Journal of Electronic Testing Theory and Applications;
  - IEEE Design and Test;
  - IEEE Design Automation Conference;
  - IFIP VLSI Conference;
  - European Test Conference.
- Member of the Program Committee of:
  - International Conference on Computer Aided Verification (1994, 1995, 1998–2004, 2006, 2007, 2008, 2009 (Co-chair 2003)).
  - IEEE International Conference on Computer Aided Design (1989, 1992–1995, 1998, 2001–2002, 2006, 2008).
  - ACM/IEEE Design Automation Conference (1995–1997, 2007, 2008).
  - IEEE European Conference on Design Automation (1990, 1992–1994, 2001, 2003).
  - IEEE International Conference on Computer Design (1992, 1993, 1994, 1999, 2000).
  - Formal Methods in Computer-Aided Design (2006).
  - IEEE European Design for Testability Workshop (1987).
  - MCNC International Workshop on Logic Synthesis (1989–2001 (Program Chair 1995, Executive Committee 1998, General Chair 1999)).
  - IFIP International Workshop on Logic and Architecture Synthesis (1990).
  - International Symposium on Low Power Electronics and Design (1996, 2000).

- International Conference on Application of Concurrency to System Design (1998).
- Computer Aided Design and Test Decision Diagrams - Concepts and Applications (1999, 2001).
- International SPIN Workshop on Model Checking of Software (2001).
- IEEE Asia-Pacific Design Automation Conference (2003).
- International Workshop on Bounded Model Checking (2004, 2005).
- IBM Verification Conference (2006).
- Workshop on Verification and Debugging (2006, co-organizer).

**Ph.D. Thesis Advisor:**

- H. Cho, “Reachability Analyses and Their Applications in Test Generation and Logic Optimization for Sequential Circuits,” 1993.
- J.-K. Rho, “Finite State Models for the Optimization and Verification of Digital Systems,” 1993.
- R. I. Bahar, “Methods for Timing Analysis and Logic Synthesis to Decrease Power Dissipation of VLSI Circuits,” 1995.
- W. Lee, “Approximate Model Checking,” 1998.
- K. Ravi, “Adaptive Techniques to Improve State Space Search in Formal Verification,” 1999.
- M. Escobar, “Efficient Solution of Satisfiability Problems in CAD Applications,” 1999.
- B. Kumthekar, “Layout Conscious Logic Optimization Techniques for Power and Delay Reduction in FPGAs,” 2000.
- I.-H. Moon, “Efficient Reachability Algorithms in Symbolic Model Checking,” 2000.
- R. P. Bloem, “Search Techniques and Automata for Symbolic Model Checking,” 2001.
- HoonSang Jin “Efficient Algorithms for Finding All Satisfying Assignments of a Propositional Formula,” 2005.
- Mohammad Awedh, “Proving properties for Bounded Model Checking” 2006.
- Bing Li, “Satisfiability-based Abstraction Refinement in Symbolic Model Checking,” 2006.
- David Ward, “Exploiting High-Level Design Control and Data Structures for Hardware Verification,” 2007.
- Kuntal Nanshi, “Proving Properties of Digital Systems with Abstraction-Guided Simulation,” 2009.

**M.S. Student Advisor:**

- Sankaranarayanan Gurumurthy
- Huthasana Kalyanam
- David Morgan
- Saloni Shah
- Tara Weber

**Current Ph.D. Student Advisor:**

- Hyojung Han
- Hyondeuk Kim
- Elias Shihadeh
- Saqib Sohail

**Research Interests.** Fabio Somenzi has published two books and over 180 papers on the verification, synthesis, optimization, simulation, and testing of digital systems.

## References

- [1] S. Sohail and F. Somenzi. A two-stage algorithm for LTL games. In *Ninth International Conference on Formal Methods in Computer-Aided Design (FMCAD 2009)*, pages 77–84, Austin, TX, November 2009.
- [2] K. Nanshi and F. Somenzi. Constraints in one-to-many concretization for abstraction refinement. In *Proceedings of the Design Automation Conference*, pages 569–574, San Francisco, CA, July 2009.
- [3] H. Kim and F. Somenzi. Efficient term-ITE conversion for satisfiability modulo theories. In *Twelfth International Conference on Theory and Applications of Satisfiability Testing (SAT 2009)*, pages 195–208, Swansea, UK, June 2009. Springer-Verlag. LNCS 5584.
- [4] H. Han and F. Somenzi. On-the-fly clause improvement. In *Twelfth International Conference on Theory and Applications of Satisfiability Testing (SAT 2009)*, pages 209–222, Swansea, UK, June 2009. Springer-Verlag. LNCS 5584.
- [5] H. Kim, H. Jin, K. Ravi, P. Spacek, J. Pierce, R. P. Kurshan, and F. Somenzi. Application of formal word-level analysis to constrained random simulation. In *Twentieth Conference on Computer Aided Verification (CAV’08)*, pages 487–490, Princeton, NJ, July 2008. LNCS 5123.
- [6] K. Nanshi and F. Somenzi. Improved visibility in one-to-many trace concretization. In *Design Automation and Test in Europe*, pages 819–824, Munich, Germany, March 2008.
- [7] S. Sohail, F. Somenzi, and K. Ravi. A hybrid algorithm for LTL games. In *Verification, Model Checking and Abstract Interpretation*, pages 309–323, San Francisco, CA, January 2008. LNCS 4905.
- [8] H. Kim, H. Jin, and F. Somenzi. Disequality management in integer difference logic via finite instantiations. *Journal on Satisfiability, Boolean Modeling and Computation*, 3:47–66, 2007.
- [9] H. Han and F. Somenzi. Alembic: An efficient algorithm for CNF preprocessing. In *Proceedings of the Design Automation Conference*, pages 582–587, San Diego, CA, June 2007.
- [10] D. Ward and F. Somenzi. Decomposing image computation for symbolic reachability analysis using control flow information. In *Proceedings of the International Conference on Computer-Aided Design*, pages 779–785, San Jose, CA, November 2006.

- [11] H. Kim and F. Somenzi. Finite instantiations for integer difference logic. In *Formal Methods in Computer Aided Design (FMCAD'06)*, pages 31–38, San Jose, CA, November 2006.
- [12] M. Awedh and F. Somenzi. Automatic invariant strengthening to prove properties in bounded model checking. In *Proceedings of the Design Automation Conference*, pages 1073–1076, San Francisco, CA, July 2006.
- [13] K. Nanshi and F. Somenzi. Guiding simulation with increasingly refined abstract traces. In *Proceedings of the Design Automation Conference*, pages 737–742, San Francisco, CA, July 2006.
- [14] C. Wang, G. D. Hachtel, and F. Somenzi. *Abstraction Refinement for Large Scale Model Checking*. Springer, 2006.
- [15] C. Wang, B. Li, H. Jin, G. D. Hachtel, and F. Somenzi. Fine-grain abstraction and SOR guided refinement for large scale model checking. *IEEE Transactions on Computer-Aided Design of Integrated Circuits*, 25(11):2297–2316, 2006.
- [16] C. Wang, R. Bloem, K. Ravi, G. D. Hachtel, and F. Somenzi. Compositional SCC analysis for language emptiness checking. *Journal of Formal Methods in System Design*, 28(1):5–26, 2006.
- [17] A. Kuehlmann and F. Somenzi. Equivalence checking. In L. Scheffer, L. Lavagno, and G. Martin, editors, *Electronic Design Automation for Integrated Circuits Handbook*. CRC Press, 2006.
- [18] B. Li and F. Somenzi. Efficient abstraction refinement in interpolation-based unbounded model checking. In *International Conference on Tools and Algorithms for Construction and Analysis of Systems (TACAS'06)*, pages 227–241, Vienna, Austria, March 2006. LNCS 3920.
- [19] H. Jin and F. Somenzi. Strong conflict analysis for propositional satisfiability. In *Design, Automation and Test in Europe (DATE'06)*, pages 818–823, Munich, Germany, March 2006.
- [20] R. Bloem, H. N. Gabow, and F. Somenzi. An algorithm for strongly connected component analysis in  $n \log n$  symbolic steps. *Formal Methods in System Design*, 28(1):37–56, January 2006.
- [21] D. Ward and F. Somenzi. Automatic generation of hints for symbolic traversal. In *Correct Hardware Design and Verification Methods (CHARME'05)*, pages 207–221, Saarbrücken, Germany, October 2005. Springer-Verlag. LNCS 3725.
- [22] M. Awedh and F. Somenzi. Termination criteria for bounded model checking: Extensions and comparison. *Electronic Notes in Theoretical Computer Science*, 144(1):51–66, 2006. Presented at the Third International Workshop on Bounded Model Checking (BMC'05).

- [23] H. Jin and F. Somenzi. Prime clauses for fast enumeration of satisfying assignments to Boolean circuits. In *Proceedings of the Design Automation Conference*, pages 750–753, Anaheim, CA, June 2005.
- [24] H. Jin, H. Han, and F. Somenzi. Efficient conflict analysis for finding all satisfying assignments of a Boolean circuit. In *International Conference on Tools and Algorithms for Construction and Analysis of Systems (TACAS’05)*, pages 287–300, April 2005. LNCS 3440.
- [25] B. Li, C. Wang, and F. Somenzi. Abstraction refinement in symbolic model checking using satisfiability as the only decision procedure. *Software Tools for Technology Transfer*, 7(2):143–155, April 2005.
- [26] B. Li and F. Somenzi. Efficient computation of small abstraction refinements. In *Proceedings of the International Conference on Computer-Aided Design*, pages 518–525, San Jose, CA, November 2004.
- [27] M. Awedh and F. Somenzi. Increasing the robustness of bounded model checking by computing lower bounds on the reachable states. In *Formal Methods in Computer Aided Design*, pages 230–244, Austin, TX, November 2004. Springer. LNCS 3312.
- [28] C. Wang, G. D. Hachtel, and F. Somenzi. Fine-grain abstraction and sequential don’t cares for large scale model checking. In *Proceedings of the International Conference on Computer Design*, pages 112–118, San Jose, CA, October 2004.
- [29] H. Jin, K. Ravi, and F. Somenzi. Fate and free will in error traces. *Software Tools for Technology Transfer*, 6(2):102–116, August 2004.
- [30] H. Jin and F. Somenzi. An incremental algorithm to check satisfiability for bounded model checking. *Electronic Notes in Theoretical Computer Science*, 2004. Second International Workshop on Bounded Model Checking. <http://www.elsevier.nl/locate/entcs/>.
- [31] M. Awedh and F. Somenzi. Proving more properties with bounded model checking. In R. Alur and D. Peled, editors, *Sixteenth Conference on Computer Aided Verification (CAV’04)*, pages 96–108. Springer-Verlag, Berlin, July 2004. LNCS 3114.
- [32] H. Jin, M. Awedh, and F. Somenzi. CirCUs: A satisfiability solver geared towards bounded model checking. In R. Alur and D. Peled, editors, *Sixteenth Conference on Computer Aided Verification (CAV’04)*, pages 519–522. Springer-Verlag, Berlin, July 2004. LNCS 3114.
- [33] C. Wang, H. Jin, G. D. Hachtel, and F. Somenzi. Refining the SAT decision ordering for bounded model checking. In *Proceedings of the Design Automation Conference*, pages 535–538, San Diego, CA, June 2004.

- [34] H. Jin and F. Somenzi. CirCUs: A hybrid satisfiability solver. In *International Conference on Theory and Applications of Satisfiability Testing (SAT 2004)*, Vancouver, Canada, May 2004.
- [35] K. Ravi and F. Somenzi. Minimal assignments for bounded model checking. In *International Conference on Tools and Algorithms for Construction and Analysis of Systems (TACAS'04)*, pages 31–45, Barcelona, Spain, March–April 2004. LNCS 2988.
- [36] C. Wang, B. Li, H. Jin, G. D. Hachtel, and F. Somenzi. Improving Ariadne’s bundle by following multiple threads in abstraction refinement. In *Proceedings of the International Conference on Computer-Aided Design*, pages 408–415, November 2003.
- [37] C. Wang, G. D. Hachtel, and F. Somenzi. The compositional far side of image computation. In *Proceedings of the International Conference on Computer-Aided Design*, pages 334–340, November 2003.
- [38] F. Somenzi. The charme of abstract entities. In *Correct Hardware Design and Verification Methods (CHARME'03)*, page 2, Berlin, October 2003. Springer-Verlag. LNCS 2860.
- [39] S. Gurumurthy, O. Kupferman, F. Somenzi, and M. Y. Vardi. On complementing nondeterministic Büchi automata. In *Correct Hardware Design and Verification Methods (CHARME'03)*, pages 96–110, Berlin, October 2003. Springer-Verlag. LNCS 2860.
- [40] B. Li, C. Wang, and F. Somenzi. A satisfiability-based approach to abstraction refinement in model checking. *Electronic Notes in Theoretical Computer Science*, 89(4), 2003. First International Workshop on Bounded Model Checking. <http://www.elsevier.nl/locate/entcs/volume89.html>.
- [41] N. Jayakumar, M. Purandare, and F. Somenzi. Dos and don’ts of CTL state coverage estimation. In *Proceedings of the Design Automation Conference*, pages 292–295, Anaheim, CA, June 2003.
- [42] F. Somenzi, K. Ravi, and R. Bloem. Analysis of symbolic SCC hull algorithms. In M. D. Aagaard and J. W. O’Leary, editors, *Formal Methods in Computer Aided Design*, pages 88–105. Springer-Verlag, November 2002. LNCS 2517.
- [43] M. Purandare and F. Somenzi. Vacuum cleaning CTL formulae. In E. Brinksma and K. G. Larsen, editors, *Fourteenth Conference on Computer Aided Verification (CAV'02)*, pages 485–499. Springer-Verlag, Berlin, July 2002. LNCS 2404.
- [44] S. Gurumurthy, R. Bloem, and F. Somenzi. Fair simulation minimization. In E. Brinksma and K. G. Larsen, editors, *Fourteenth Conference on Computer Aided Verification (CAV'02)*, pages 610–623. Springer-Verlag, Berlin, July 2002. LNCS 2404.



- [45] H. Jin, K. Ravi, and F. Somenzi. Fate and free will in error traces. In *International Conference on Tools and Algorithms for Construction and Analysis of Systems (TACAS'02)*, pages 445–459, Grenoble, France, April 2002. LNCS 2280.
- [46] H. Jin, A. Kuehlmann, and F. Somenzi. Fine-grain conjunction scheduling for symbolic reachability analysis. In *International Conference on Tools and Algorithms for Construction and Analysis of Systems (TACAS'02)*, pages 312–326, Grenoble, France, April 2002. LNCS 2280.
- [47] C. Wang, R. Bloem, G. D. Hachtel, K. Ravi, and F. Somenzi. Divide and compose: SCC refinement for language emptiness. In *International Conference on Concurrency Theory (CONCUR01)*, pages 456–471, Berlin, August 2001. Springer-Verlag. LNCS 2154.
- [48] F. Somenzi. Efficient manipulation of decision diagrams. *Software Tools for Technology Transfer*, 3(2):171–181, 2001.
- [49] R. Drechsler, W. Günther, and F. Somenzi. Using lower bounds during dynamic BDD minimization. *IEEE Transactions on Computer-Aided Design*, 20(1):51–57, January 2001.
- [50] M. A. Breuer, M. Sarrafzadeh, and F. Somenzi. Fundamental CAD algorithms. *IEEE Transactions on Computer-Aided Design*, 19(12), December 2000.
- [51] R. Bloem, H. N. Gabow, and F. Somenzi. An algorithm for strongly connected component analysis in  $n \log n$  symbolic steps. In W. A. Hunt, Jr. and S. D. Johnson, editors, *Formal Methods in Computer Aided Design*, pages 37–54. Springer-Verlag, November 2000. LNCS 1954.
- [52] I-H. Moon, G. D. Hachtel, and F. Somenzi. Border-block triangular form and conjunction schedule in image computation. In W. A. Hunt, Jr. and S. D. Johnson, editors, *Formal Methods in Computer Aided Design*, pages 73–90. Springer-Verlag, November 2000. LNCS 1954.
- [53] K. Ravi, R. Bloem, and F. Somenzi. A comparative study of symbolic algorithms for the computation of fair cycles. In W. A. Hunt, Jr. and S. D. Johnson, editors, *Formal Methods in Computer Aided Design*, pages 143–160. Springer-Verlag, November 2000. LNCS 1954.
- [54] R. Bloem, I-H. Moon, K. Ravi, and F. Somenzi. Approximations for fixpoint computations in symbolic model checking. In *Proceedings of the World Multiconference on Systemics, Cybernetics and Informatics (SCI2000), Volume VIII, Part II*, pages 701–706, Orlando, FL, July 2000.
- [55] F. Somenzi and R. Bloem. Efficient Büchi automata from LTL formulae. In E. A. Emerson and A. P. Sistla, editors, *Twelfth Conference on Computer*

- Aided Verification (CAV'00)*, pages 248–263. Springer-Verlag, Berlin, July 2000. LNCS 1855.
- [56] I.-H. Moon, J. H. Kukula, K. Ravi, and F. Somenzi. To split or to conjoin: The question in image computation. In *Proceedings of the Design Automation Conference*, pages 23–28, Los Angeles, CA, June 2000.
  - [57] R. Bloem, K. Ravi, and F. Somenzi. Symbolic guided search for CTL model checking. In *Proceedings of the Design Automation Conference*, pages 29–34, Los Angeles, CA, June 2000.
  - [58] G. Cabodi, S. Quer, and F. Somenzi. Optimizing sequential verification by retiming transformations. In *Proceedings of the Design Automation Conference*, pages 601–606, Los Angeles, CA, June 2000.
  - [59] C. Meinel, F. Somenzi, and T. Theobald. Linear sifting of decision diagrams and its application in synthesis. *IEEE Transactions on Computer-Aided Design*, 19(5):521–533, May 2000.
  - [60] B. Kumthekar, L. Benini, E. Macii, and F. Somenzi. Power optimisation of FPGA-based designs without rewiring. *IEE Proceedings on Computers and Digital Techniques*, 147(3):167–174, May 2000.
  - [61] B. Kumthekar and F. Somenzi. Power and delay reduction via simultaneous logic and placement optimization in FPGAs. In *Proceedings of the Conference on Design, Automation and Test in Europe*, pages 202–207, Paris, France, March 2000.
  - [62] I.-H. Moon, J. Kukula, T. Shiple, and F. Somenzi. Least fixpoint approximations for reachability analysis. In *Proceedings of the International Conference on Computer-Aided Design*, pages 41–44, San Jose, CA, November 1999.
  - [63] H. Higuchi and F. Somenzi. Lazy group sifting for efficient symbolic state traversal of FSMs. In *Proceedings of the International Conference on Computer-Aided Design*, pages 45–49, San Jose, CA, November 1999.
  - [64] K. Ravi and F. Somenzi. Efficient fixpoint computation for invariant checking. In *Proceedings of the International Conference on Computer Design*, pages 467–474, Austin, TX, October 1999.
  - [65] K. Ravi and F. Somenzi. Hints to accelerate symbolic traversal. In *Correct Hardware Design and Verification Methods (CHARME'99)*, pages 250–264, Berlin, September 1999. Springer-Verlag. LNCS 1703.
  - [66] F. Somenzi. Symbolic state exploration. *Electronic Notes in Theoretical Computer Science*, 23, 1999. <http://www.elsevier.nl/locate/entcs/volume23.html>.

- [67] R. Bloem, K. Ravi, and F. Somenzi. Efficient decision procedures for model checking of linear time logic properties. In N. Halbwachs and D. Peled, editors, *Eleventh Conference on Computer Aided Verification (CAV'99)*, pages 222–235. Springer-Verlag, Berlin, 1999. LNCS 1633.
- [68] I.-H. Moon, J. Kukula, T. Shiple, and F. Somenzi. Least fixpoint MBM: Improved technique for approximate reachability. Presented at IWLS99, Lake Tahoe, CA, June 1999.
- [69] B. Kumthekar and F. Somenzi. Experiments on flexibilities for logic and routing optimization in FPGAs. Presented at IWLS99, Lake Tahoe, CA, June 1999.
- [70] F. Somenzi. Binary decision diagrams. In M. Broy and R. Steinbrüggen, editors, *Calculational System Design*, pages 303–366. IOS Press, Amsterdam, 1999.
- [71] R. K. Ranjan, V. Singhal, F. Somenzi, and R. K. Brayton. Using combinational verification for sequential circuits. In *Proceedings of the Conference on Design Automation and Test in Europe (DATE99)*, Munich, Germany, March 1999.
- [72] E. Macii, M. Pedram, and F. Somenzi. High-level power modeling, estimation, and optimization. *IEEE Transactions on Computer-Aided Design*, 17(11):1061–1079, November 1998.
- [73] B. Yang, R. E. Bryant, D. R. O'Hallaron, A. Biere, O. Coudert, G. Janssen, R. K. Ranjan, and F. Somenzi. A performance study of BDD-based model checking. In G. Gopalakrishnan and P. Windley, editors, *Formal Methods in Computer Aided Design*, pages 255–289. Springer-Verlag, Palo Alto, CA, November 1998. LNCS 1522.
- [74] I.-H. Moon, J.-Y. Jang, G. D. Hachtel, F. Somenzi, C. Pixley, and J. Yuan. Approximate reachability don't cares for CTL model checking. In *Proceedings of the International Conference on Computer-Aided Design*, pages 351–358, San Jose, CA, November 1998.
- [75] F. Ferrandi, A. Macii, E. Macii, M. Poncino, R. Scarsi, and F. Somenzi. Symbolic algorithms for layout-oriented synthesis of pass transistor logic circuits. In *Proceedings of the International Conference on Computer-Aided Design*, pages 235–241, San Jose, CA, November 1998.
- [76] R. K. Ranjan, V. Singhal, F. Somenzi, and R. K. Brayton. On the optimization power of retiming and resynthesis transformations. In *Proceedings of the International Conference on Computer-Aided Design*, pages 402–407, San Jose, CA, November 1998.
- [77] K. Ravi, K. L. McMillan, T. R. Shiple, and F. Somenzi. Approximation and decomposition of decision diagrams. In *Proceedings of the Design Automation Conference*, pages 445–450, San Francisco, CA, June 1998.

- [78] B. Kumthekar, L. Benini, E. Macii, and F. Somenzi. In-place power optimization for LUT-based FPGAs. In *Proceedings of the Design Automation Conference*, pages 718–721, San Francisco, CA, June 1998.
- [79] F. Ferrandi, A. Macii, E. Macii, M. Poncino, R. Scarsi, and F. Somenzi. Layout-oriented synthesis of PTL circuits based on BDDs. Presented at IWLS98, Lake Tahoe, CA, June 1998.
- [80] B. Kumthekar, E. Macii, M. Poncino, and F. Somenzi. Simulation-based re-synthesis of sequential circuits for peak sustainable power reduction. Presented at IWLS98, Lake Tahoe, CA, June 1998.
- [81] F. Somenzi, C. N. Ip, P. C. McGeer, K. L. McMillan, and K. Ravi. Combining simulation and formal verification. In *Proceedings of Cadence Technical Conference*, pages 138–142, San Antonio, TX, May 1998.
- [82] J. A. Rowson, M. J. Meyer, P. C. McGeer, and F. Somenzi. Testing IP-based designs through test compression. In *Proceedings of Cadence Technical Conference*, pages 312–316, San Antonio, TX, May 1998.
- [83] C. Meinel, F. Somenzi, and T. Theobald. Function decomposition and synthesis using linear sifting. In *In Proceedings of the Asia and South Pacific Design Automation Conference*, Yokohama, Japan, February 1998.
- [84] E. Macii, B. F. Plessier, and F. Somenzi. Formal verification of digital systems by automatic reduction of data paths. *IEEE Transactions on Computer-Aided Design*, 16(10):1136–1156, October 1997.
- [85] R. I. Bahar, H. Cho, G. D. Hachtel, E. Macii, and F. Somenzi. Symbolic timing analysis and re-synthesis for low power of combinational circuits containing false paths. *IEEE Transactions on Computer-Aided Design*, 16(10):1101–1115, October 1997.
- [86] R. I. Bahar, E. A. Frohm, C. M. Gaona, G. D. Hachtel, E. Macii, A. Pardo, and F. Somenzi. Algebraic decision diagrams and their applications. *Formal Methods in Systems Design*, 10(2/3):171–206, 1997.
- [87] G. D. Hachtel and F. Somenzi. A symbolic algorithm for maximum flow in 0-1 networks. *Formal Methods in Systems Design*, 10(2/3):207–219, 1997.
- [88] B. Kumthekar, I.-H. Moon, and F. Somenzi. A symbolic algorithm for low-power sequential synthesis. In *International Symposium on Low Power Electronic Design*, pages 56–61, Monterey, CA, August 1997.
- [89] C. Meinel, F. Somenzi, and T. Theobald. Linear sifting of decision diagrams. In *Proceedings of the Design Automation Conference*, pages 202–207, Anaheim, CA, June 1997.
- [90] S. Manne, D. C. Grunwald, and F. Somenzi. Remembrance of things past: Locality and memory in BDDs. In *Proceedings of the Design Automation Conference*, pages 196–201, Anaheim, CA, June 1997.

- [91] E. Macii, M. Pedram, and F. Somenzi. High-level power modeling, estimation, and optimization. In *Proceedings of the Design Automation Conference*, pages 504–511, Anaheim, CA, June 1997.
- [92] M. Escobar and F. Somenzi. Projective solutions to boolean equations and the boolean matching problem. Presented at IWLS97, Lake Tahoe, CA, May 1997.
- [93] B. Kumthekar, I.-H. Moon, and F. Somenzi. A symbolic algorithm for low-power sequential synthesis. Presented at IWLS97, Lake Tahoe, CA, May 1997.
- [94] G. D. Hachtel and F. Somenzi. *Logic Synthesis and Verification Algorithms*. Kluwer Academic Publishers, Boston, MA, 1996.
- [95] H. Cho, G. D. Hachtel, E. Macii, M. Poncino, and F. Somenzi. Automatic state space decomposition for approximate FSM traversal based on circuit analysis. *IEEE Transactions on Computer-Aided Design*, 15(12):1451–1464, December 1996.
- [96] H. Cho, G. D. Hachtel, E. Macii, B. Plessier, and F. Somenzi. Algorithms for approximate FSM traversal based on state space decomposition. *IEEE Transactions on Computer-Aided Design*, 15(12):1465–1478, December 1996.
- [97] G. D. Hachtel, E. Macii, A. Pardo, and F. Somenzi. Markovian analysis of large finite state machines. *IEEE Transactions on Computer-Aided Design*, 15(12):1479–1493, December 1996.
- [98] W. Lee, A. Pardo, J. Jang, G. Hachtel, and F. Somenzi. Tearing based abstraction for CTL model checking. In *Proceedings of the International Conference on Computer-Aided Design*, pages 76–81, San Jose, CA, November 1996.
- [99] K. Ravi, A. Pardo, G. D. Hachtel, and F. Somenzi. Modular verification of multipliers. In *Formal Methods in Computer Aided Design*, pages 49–63. Springer Verlag, Berlin, November 1996. LNCS 1166.
- [100] C. Meinel, F. Somenzi, and T. Theobald. Linear sifting of decision diagrams. Technical Report 96-42, University of Trier, 1996.
- [101] R. I. Bahar, M. Burns, G. D. Hachtel, E. Macii, H. Shin, and F. Somenzi. Symbolic computation of logic implications for technology-dependent low-power synthesis. In *International Symposium on Low Power Electronic Design*, pages 163–168, Monterey, CA, August 1996.
- [102] F. Somenzi. Sintesi automatica di circuiti digitali. *Alta Frequenza*, 8(3), May-June 1996.

- [103] S. Panda and F. Somenzi. Who are the variables in your neighborhood. In *Proceedings of the International Conference on Computer-Aided Design*, pages 74–77, San Jose, CA, November 1995.
- [104] K. Ravi and F. Somenzi. High-density reachability analysis. In *Proceedings of the International Conference on Computer-Aided Design*, pages 154–158, San Jose, CA, November 1995.
- [105] R. I. Bahar and F. Somenzi. Boolean techniques for low power driven re-synthesis. In *Proceedings of the International Conference on Computer-Aided Design*, pages 428–432, San Jose, CA, November 1995.
- [106] M. Escobar and F. Somenzi. Synthesis of AND-EXOR expressions via satisfiability. In *IFIP Workshop on the Reed-Muller Expansion in Circuit Design*, Makuhari, Chiba, Japan, August 1995.
- [107] F. Somenzi and G. D. Hachtel. Symbolic graph algorithms. In *IFIP Workshop on the Reed-Muller Expansion in Circuit Design*, Makuhari, Chiba, Japan, August 1995.
- [108] S. Manne, A. Pardo, R. I. Bahar, G. D. Hachtel, and F. Somenzi. Computing the maximum power cycles of a sequential circuit. In *Proceedings of the Design Automation Conference*, pages 23–28, San Francisco, CA, June 1995.
- [109] H. Cho, G. D. Hachtel, E. Macii, M. Poncino, K. Ravi, and F. Somenzi. Approximate finite state machine traversal: Extensions and new results. Presented at IWLS95, Lake Tahoe, CA, May 1995.
- [110] S. Panda and F. Somenzi. Who are the variables in your neighborhood. Presented at IWLS95, Lake Tahoe, CA, May 1995.
- [111] M. Escobar and F. Somenzi. Synthesis of AND-EXOR expressions via satisfiability. Presented at IWLS95, Lake Tahoe, CA, May 1995.
- [112] H. Shin and F. Somenzi. An exact algorithm for FPGA rectification. Presented at IWLS95, Lake Tahoe, CA, May 1995.
- [113] A. Pardo, R. I. Bahar, S. Manne, P. Feldmann, G. Hachtel, and F. Somenzi. CMOS dynamic power estimation based on collapsible current source transistor modeling. In *International Symposium on Low Power Design*, pages 111–115, Dana Point, CA, April 1995.
- [114] G. D. Hachtel, M. Hermida, A. Pardo, M. Poncino, and F. Somenzi. Re-encoding sequential circuits to reduce power dissipation. In *Proceedings of the International Conference on Computer-Aided Design*, pages 70–73, San Jose, CA, November 1994.

- [115] R. I. Bahar, G. D. Hachtel, E. Macii, and F. Somenzi. A symbolic method to reduce power consumption of circuits containing false paths. In *Proceedings of the International Conference on Computer-Aided Design*, pages 368–371, San Jose, CA, November 1994.
- [116] S. Panda, F. Somenzi, and B. F. Plessier. Symmetry detection and dynamic variable ordering of decision diagrams. In *Proceedings of the International Conference on Computer-Aided Design*, pages 628–631, San Jose, CA, November 1994.
- [117] H. Cho, G. D. Hachtel, E. Macii, M. Poncino, and F. Somenzi. A structural approach to state space decomposition for approximate reachability analysis. In *Proceedings of the International Conference on Computer Design*, pages 236–239, Cambridge, MA, October 1994.
- [118] J.-K. Rho and F. Somenzi. Don't care sequences and the optimization of interacting finite state machines. *IEEE Transactions on Computer-Aided Design*, 13(7):865–874, July 1994.
- [119] G. D. Hachtel, E. Macii, A. Pardo, and F. Somenzi. Probabilistic analysis of large finite state machines. In *Proceedings of the Design Automation Conference*, pages 270–275, San Diego, CA, June 1994.
- [120] R. I. Bahar, H. Cho, G. D. Hachtel, E. Macii, and F. Somenzi. An application of ADD-based timing analysis to combinational low power resynthesis. Presented at the International Workshop on Low Power Design, Napa, CA, April 1994.
- [121] G. D. Hachtel, M. Hermida, A. Pardo, M. Poncino, and F. Somenzi. Re-encoding sequential circuits to reduce power dissipation. Presented at the International Workshop on Low Power Design, Napa, CA, April 1994.
- [122] R. I. Bahar, G. D. Hachtel, E. Macii, A. Pardo, M. Poncino, and F. Somenzi. An ADD-based algorithm for shortest path back-tracing of large graphs. In *VLSI Great Lakes Symposium*, pages 248–251, University of Notre Dame, IN, March 1994.
- [123] B. Plessier, G. Hachtel, and F. Somenzi. Extended BDDs: Trading off canonicity for structure in verification algorithms. *Formal Methods in System Design*, 4(2):167–185, February 1994.
- [124] J.-K. Rho, G. D. Hachtel, F. Somenzi, and R. Jacoby. Exact and heuristic algorithms for the minimization of incompletely specified state machines. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 13(2):167–177, February 1994.
- [125] R. I. Bahar, H. Cho, G. D. Hachtel, E. Macii, and F. Somenzi. Timing analysis of combinational circuits using ADD's. In *Proceedings of the European Conference on Design Automation*, pages 625–629, Paris, France, February 1994.

- [126] G. D. Hachtel, E. Macii, A. Pardo, and F. Somenzi. Symbolic algorithms to calculate steady-state probabilities of a finite state machine. In *Proceedings of the European Conference on Design Automation*, pages 214–218, Paris, France, February 1994.
- [127] H. Cho, G. D. Hachtel, E. Macii, M. Poncino, and F. Somenzi. A state space decomposition algorithm for approximate FSM traversal. In *Proceedings of the European Conference on Design Automation*, pages 137–141, Paris, France, February 1994.
- [128] R. I. Bahar, E. A. Frohm, C. M. Gaona, G. D. Hachtel, E. Macii, A. Pardo, and F. Somenzi. Algebraic decision diagrams and their applications. In *Proceedings of the International Conference on Computer-Aided Design*, pages 188–191, Santa Clara, CA, November 1993.
- [129] G. D. Hachtel and F. Somenzi. A symbolic algorithm for maximum flow in 0-1 networks. In *Proceedings of the International Conference on Computer-Aided Design*, pages 403–406, Santa Clara, CA, November 1993.
- [130] S.-W. Jeong, T.-S. Kim, and F. Somenzi. An efficient method for optimal BDD ordering computation. In *International Conference on VLSI and CAD (ICVC'93)*, Taejon, Korea, November 1993.
- [131] H. Cho, G. D. Hachtel, and F. Somenzi. Redundancy identification/removal and test generation for sequential circuits using implicit state enumeration. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 12(7):935–945, July 1993.
- [132] J.-K. Rho and F. Somenzi. Automatic generation of network invariants for the verification of iterative sequential systems. In C. Courcoubetis, editor, *Fifth Conference on Computer Aided Verification (CAV '93)*, pages 123–137. Springer-Verlag, Berlin, 1993. LNCS 697.
- [133] J.-K. Rho, F. Somenzi, and C. Pixley. Minimum length synchronizing sequences of finite state machines. In *Proceedings of the Design Automation Conference*, pages 463–468, Dallas, TX, June 1993.
- [134] H. Cho, G. D. Hachtel, E. Macii, B. Plessier, and F. Somenzi. Algorithms for approximate FSM traversal based on state space decomposition. In *Proceedings of the Design Automation Conference*, pages 25–30, Dallas, TX, June 1993.
- [135] G. D. Hachtel and F. Somenzi. A symbolic algorithm for maximum flow in 0-1 networks. Presented at IWLS'93, May 1993.
- [136] H. Cho, S.-W. Jeong, F. Somenzi, and C. Pixley. Synchronizing sequences and symbolic traversal techniques in test generation. *Journal of Electronic Testing: Theory and Applications*, 4:19–31, 1993.



- [137] H. Cho and F. Somenzi. Sequential logic optimization based on state space decomposition. In *Proceedings of the European Conference on Design Automation*, pages 200–204, Paris, France, February 1993.
- [138] H. Cho, S.-W. Jeong, F. Somenzi, and C. Pixley. Multiple observation time single reference test generation using synchronizing sequences. In *Proceedings of the European Conference on Design Automation*, pages 494–498, Paris, France, February 1993.
- [139] S.-W. Jeong and F. Somenzi. A new algorithm for 0-1 programming based on binary decision diagrams. In T. Sasao, editor, *Logic Synthesis and Optimization*, chapter 7, pages 145–165. Kluwer Academic Publishers, Boston, MA, 1993.
- [140] E. Macii, B. Plessier, and F. Somenzi. Verification of systems containing counters. In *Proceedings of the International Conference on Computer-Aided Design*, pages 179–182, Santa Clara, CA, November 1992.
- [141] S.-W. Jeong and F. Somenzi. A new algorithm for the binate covering problem and its application to the minimization of boolean relations. In *Proceedings of the International Conference on Computer-Aided Design*, pages 417–420, Santa Clara, CA, November 1992.
- [142] J.-K. Rho and F. Somenzi. The role of prime compatibles in the minimization of finite state machines. In *Proceedings of the International Conference on Computer Design*, pages 324–327, Boston, MA, October 1992.
- [143] S.-W. Jeong and F. Somenzi. A new algorithm for 0-1 programming based on binary decision diagrams. In *International Symposia on Information Sciences*, pages 177–184, Iizuka, Fukuoka, Japan, July 1992. Kyushu Institute of Technology.
- [144] J.-K. Rho and F. Somenzi. Inductive verification for iterative systems. In *Proceedings of the Design Automation Conference*, pages 628–633, Anaheim, CA, June 1992.
- [145] Q. Ji, Y.-S. Oh, M. R. Lightner, and F. Somenzi. Technology independent estimation of area and delay in logic synthesis. In *SASIMI '92*, pages 171–180, Kyoto, Japan, April 1992.
- [146] S.-W. Jeong, B. F. Plessier, G. D. Hachtel, and F. Somenzi. Variable ordering for binary decision diagrams. In *Proceedings of the European Conference on Design Automation*, pages 447–451, Brussels, March 1992.
- [147] J.-K. Rho, G. D. Hachtel, and F. Somenzi. Don't care sequences and the optimization of interacting finite state machines. In *Proceedings of the IEEE International Conference on Computer Aided Design*, pages 418–421, Santa Clara, CA, November 1991.

- [148] S.-W. Jeong, B. Plessier, G. D. Hachtel, and F. Somenzi. Extended BDD's: Trading off canonicity for structure in verification algorithms. In *Proceedings of the IEEE International Conference on Computer Aided Design*, pages 464–467, Santa Clara, CA, November 1991.
- [149] S.-W. Jeong, B. Plessier, G. D. Hachtel, and F. Somenzi. Variable ordering and selection for FSM traversal. In *Proceedings of the IEEE International Conference on Computer Aided Design*, pages 476–479, Santa Clara, CA, November 1991.
- [150] H. Cho, G. D. Hachtel, and F. Somenzi. Redundancy identification and removal based on implicit state enumeration. In *Proceedings of the International Conference on Computer Design*, pages 77–80, Cambridge, MA, October 1991.
- [151] H. Cho, G. D. Hachtel, and F. Somenzi. Fast sequential ATPG based on implicit state enumeration. In *Proceedings of the International Test Conference*, pages 67–74, Nashville, TN, October 1991.
- [152] J.-K. Rho, G. D. Hachtel, and F. Somenzi. Don't care sequences and the optimization of interacting finite state machines. In *Proceedings of the International Workshop on Logic Synthesis*, MCNC, Research Triangle Park, NC, May 1991.
- [153] H. Cho, G. D. Hachtel, and F. Somenzi. Redundancy identification and removal based on BDD's and implicit state enumeration. In *Proceedings of the International Workshop on Logic Synthesis*, MCNC, Research Triangle Park, NC, May 1991.
- [154] S.-W. Jeong, B. Plessier, G. D. Hachtel, and F. Somenzi. Variable ordering for FSM traversal. In *Proceedings of the International Workshop on Logic Synthesis*, MCNC, Research Triangle Park, NC, May 1991.
- [155] M. Favalli, P. Olivo, B. Riccò, and F. Somenzi. Fault simulation for general FCMOS ICs. *Journal of Electronic Testing: Theory and Applications*, 2(2):181–190, May 1991.
- [156] H. Cho, G. D. Hachtel, and F. Somenzi. Sequential logic optimization by testing techniques. In *RockCon '91 – ASTE Regional Test Conference*, Denver, CO, May 1991.
- [157] G. D. Hachtel, J.-K. Rho, F. Somenzi, and R. Jacoby. Exact and heuristic algorithms for the minimization of incompletely specified state machines. In *Proceedings of the European Design Automation Conference*, pages 184–191, Amsterdam, The Netherlands, February 1991.
- [158] T. L. Weber and F. Somenzi. Periodic signal suppression in a concurrent fault simulator. In *Proceedings of the IEEE European Conference on Design Automation*, pages 565–569, Amsterdam, The Netherlands, February 1991.

- [159] H. Cho, G. D. Hachtel, S.-W. Jeong, B. Plessier, E. Schwarz, and F. Somenzi. Results on the interface between formal verification and ATPG. In E. M. Clarke and R. P. Kurshan, editors, *Computer-Aided Verification '90*, pages 615–628. American Mathematical Society – Association for Computing Machinery, 1991.
- [160] B. Lin and F. Somenzi. Minimization of symbolic relations. In *Proceedings of the IEEE International Conference on Computer Aided Design*, pages 88–91, Santa Clara, CA, November 1990.
- [161] H. Cho, G. D. Hachtel, S.-W. Jeong, B. Plessier, E. Schwarz, and F. Somenzi. ATPG aspects of FSM verification. In *Proceedings of the IEEE International Conference on Computer Aided Design*, pages 134–137, November 1990.
- [162] M. Pipponzi and F. Somenzi. An iterative approach to the binate covering problem. In *Proceedings of the European Conference on Design Automation*, pages 208–211, Glasgow, UK, March 1990.
- [163] R. K. Brayton and F. Somenzi. An exact minimizer for Boolean relations. In *Proceedings of the IEEE International Conference on Computer Aided Design*, pages 316–319, Santa Clara, CA, November 1989.
- [164] I. Causarano, R. Guizzetti, M. Pipponzi, and F. Somenzi. MSYN: Automatic synthesis of hardware. *Microprocessing and Microprogramming*, 27:367–372, September 1989.
- [165] R. K. Brayton and F. Somenzi. Boolean relations and the incomplete specification of logic networks. In G. Musgrave and U. Lauther, editors, *VLSI '89*, pages 231–240. North-Holland, Amsterdam, 1989.
- [166] R. Brayton and F. Somenzi. Minimization of boolean relations. In *Proc. Int. Symp. Circ. Syst. (ISCAS-89)*, pages 738–743, Portland, OR, May 1989.
- [167] R. K. Brayton and F. Somenzi. Boolean relations. In *International Workshop on Logic Synthesis*, May 1989.
- [168] R. Brayton, E. Sentovich, and F. Somenzi. Don't-cares and global flow analysis of boolean networks. In *Proceedings of the IEEE International Conference on Computer Aided Design*, pages 98–101, Santa Clara, CA, November 1988.
- [169] S. Gai, P. L. Montessoro, and F. Somenzi. MOZART: A concurrent multilevel simulator. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 7:1005–1016, September 1988.
- [170] G. P. Cabodi, S. Gai, M. Mezzalama, P. L. Montessoro, and F. Somenzi. Fault simulation in a multilevel environment: The MOZART approach. In *Proceedings of the IEEE International Fault Tolerant Computing Symposium*, pages 128–133, Tokyo, Japan, June 1988.

- [171] S. Gai, P. L. Montessoro, and F. Somenzi. The performance of the concurrent fault simulation algorithms in MOZART. In *Design Automation Conference*, pages 692–697, Anaheim, CA, June 1988.
- [172] S. Gai, F. Somenzi, and E. Ulrich. Advances in concurrent multilevel simulation. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, CAD-6:1006–1012, November 1987.
- [173] S. Gai, F. Somenzi, and M. Spalla. Fast and coherent simulation with zero delay elements. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, CAD-6:85–92, January 1987.
- [174] S. Gai, F. Somenzi, and E. Ulrich. Advanced techniques for concurrent multilevel simulation. In *Proceedings of the IEEE International Conference on Computer Aided Design*, pages 334–337, Santa Clara, CA, November 1986.
- [175] F. Somenzi and S. Gai. Fault detection in programmable logic arrays. *Proceedings of the IEEE*, 74:655–668, May 1986.
- [176] S. Gai, F. Somenzi, and M. Spalla. Zero delay elements in logic simulation. In *Communication to Euromicro 85*, Brussels, Belgium, September 1985.
- [177] F. Somenzi, S. Gai, M. Mezzalama, and P. Prinetto. Testable design with PLA macros. *Microprocessing and Microprogramming*, 15:119–128, March 1985.
- [178] F. Somenzi, S. Gai, M. Mezzalama, and P. Prinetto. Testing strategy and technique for macro-based circuits. *IEEE Transactions on Computers*, C-34:85–90, January 1985.
- [179] A. Poretta, M. Santomauro, and F. Somenzi. TAU: A fast heuristic logic minimizer. In *Proceedings of the IEEE International Conference on Computer Aided Design*, pages 206–208, Santa Clara, CA, November 1984.
- [180] A. Liroy, M. Mezzalama, and F. Somenzi. Efficient testability measures for NMOS-LSI circuits. In *Proceedings of the 24th International Symposium on Mini and Micro Computers and Their Applications (MIMI'84)*, Bari, Italy, June 1984.
- [181] F. Somenzi, S. Gai, M. Mezzalama, and P. Prinetto. PART: Programmable ARray Testing based on a PARTitioning algorithm. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, CAD-3(2):142–149, April 1984.
- [182] S. Gai, M. Mezzalama, P. Prinetto, and F. Somenzi. ART\*: A register transfer level simulation system. In *Proceedings of the IEEE International Conference on Computer Aided Design*, page 151, Santa Clara, CA, September 1983.

- [183] F. Somenzi, S. Gai, M. Mezzalama, and P. Prinetto. Testable design with PLA macros. In F. Anceau and E. J. Aas, editors, *VLSI '83*, pages 373–382. North-Holland, Amsterdam, 1983.
- [184] F. Somenzi, S. Gai, M. Mezzalama, and P. Prinetto. PART: Programmable ARray Testing based on a PARTitioning algorithm. In *Proceedings of the IEEE International Fault Tolerant Computing Symposium*, pages 430–433, Milano, Italy, June 1983.
- [185] F. Somenzi, S. Gai, M. Mezzalama, and P. Prinetto. A new integrated system for PLA testing and verification. In *Proceedings of the Design Automation Conference*, pages 57–63, Miami Beach, FL, June 1983.
- [186] S. Gai, M. Mezzalama, P. Prinetto, and F. Somenzi. Programmable array logic simulation in a RTL environment. In *Proceedings of the IEEE Mediterranean Electrotechnical Conference (Melecon)*, Athens, Greece, May 1983.
- [187] F. Somenzi, S. Gai, M. Mezzalama, and P. Prinetto. PART: Programmable ARray Testing based on a PARTitioning algorithm. In *Proceedings of the IEEE International Symposium on Circuits and Systems*, pages 1298–1301, Newport Beach, CA, May 1983.
- [188] F. Somenzi, S. Gai, M. Mezzalama, and P. Prinetto. Testing strategies for PLA based circuits. In *Proceedings of the IEEE International Symposium on Circuits and Systems*, pages 1302–1305, Newport Beach, CA, May 1983.